View HT24LC16_16869.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

HT24LC16 CMOS 16K 2-Wire Serial EEPROM
Features
* Operating voltage: 2.2V~5.5V * Low power consumption - Operation: 5mA max. - Standby: 5mA max. * Internal organization: 20488 * 2-wire Serial Interface * Write cycle time: 5ms max. * Automatic erase-before-write operation * Partial page write allowed * 16-byte Page Write Mode * Write operation with built-in timer * Hardware controlled write protection * 40-year data retention * 106 rewrite cycles per word * Commercial temperature range (0C to +70C) * 8-pin DIP/SOP package
General Description
The HT24LC16 is an 16K-bit serial read/write non-volatile memory device using the CMOS floating gate process. Its 16384 bits of memory are organized into 2048 words and each word is 8 bits. The device is optimized for use in many industrial and commercial applications where low power and low voltage operation are essential. Up to only one HT24LC16 device may be connected to the same 2-wire bus. The HT24LC16 is guaranteed for 1M erase/write cycles and 40-year data retention.
Block Diagram
SCL SDA I/O C o n tro l L o g ic X D WP M e m o ry C o n tro l L o g ic E C P a g e B u ffe r YDEC A0~A2 VCC VSS A d d re s s C o u n te r S ense A M P R /W C o n tro l EEPROM A rra y HV Pum p
Pin Assignment
A0 1 8 2 7 3 6 4 5 A1 A2 VSS VCC WP SCL SDA
HT24LC16 8 D IP -A /S O P -A
Pin Description
Pin Name A0~A2 SDA SCL WP VSS VCC I/O I I/O I I 3/4 3/4 Address input Serial data Serial clock input Write protect Negative power supply, ground Positive power supply Description
Rev. 1.30
1
November 25, 2003
HT24LC16
Absolute Maximum Ratings
Operating Temperature (Commercial) ........................................................................................................ 0C to 70C Storage Temperature ............................................................................................................................ -50C to 125C Applied VCC Voltage with Respect to VSS ............................................................................................... -0.3V to 6.0V Applied Voltage on any Pin with Respect to VSS ........................................................................................................ -0.3V to VCC+0.3V Note: These are stress ratings only. Stresses exceeding the range specified under Absolute Maximum Ratings may cause substantial damage to the device. Functional operation of this device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.
D.C. Characteristics
Symbol VCC ICC1 ICC2 VIL VIH VOL ILI ILO ISTB1 ISTB2 CIN COUT Parameter Operating Voltage Operating Current Operating Current Input Low Voltage Input High Voltage Output Low Voltage Input Leakage Current Output Leakage Current Standby Current Standby Current Input Capacitance (See Note) Output Capacitance (See Note) Test Conditions VCC 3/4 5V 5V 3/4 3/4 Conditions 3/4 Read at 100kHz Write at 100kHz 3/4 3/4 Min. 2.2 3/4 3/4 -1 0.7VCC 3/4 3/4 3/4 3/4 3/4 3/4 3/4 Typ. 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4 3/4
Ta=0C to 70C Max. 5.5 2 5 0.3VCC VCC+0.5 0.4 1 1 5 4 6 8 Unit V mA mA V V V mA mA mA mA pF pF
2.4V IOL=2.1mA 5V 5V 5V VIN=0 or VCC VOUT=0 or VCC VIN=0 or VCC
2.4V VIN=0 or VCC 3/4 3/4 f=1MHz 25C f=1MHz 25C
Note: These parameters are periodically sampled but not 100% tested
A.C. Characteristics
Symbol fSK tHIGH tLOW tr tf tHD:STA tSU:STA tHD:DAT tSU:DAT tSU:STO Parameter Clock Frequency Clock High Time Clock Low Time SDA and SCL Rise Time SDA and SCL Fall Time START Condition Hold Time START Condition Setup Time Data Input Hold Time Data Input Setup Time STOP Condition Setup Time Note Note After this period the first clock pulse is generated Only relevant for repeated START condition 3/4 3/4 3/4 Remark 3/4 3/4 3/4
Ta=0C to 70C Standard Mode* VCC=5V10% Min. 3/4 4000 4700 3/4 3/4 4000 4000 0 200 4000 Max. 100 3/4 3/4 1000 300 3/4 3/4 3/4 3/4 3/4 Min. 3/4 600 1200 3/4 3/4 600 600 0 100 600 Max. 400 3/4 3/4 300 300 3/4 3/4 3/4 3/4 3/4 kHz ns ns ns ns ns ns ns ns ns Unit
Rev. 1.30
2
November 25, 2003
HT24LC16
Symbol tAA tBUF Parameter Output Valid from Clock Bus Free Time Input Filter Time Constant (SDA and SCL Pins) Write Cycle Time Remark 3/4 Time in which the bus must be free before a new transmission can start Noise suppression time 3/4 Standard Mode* VCC=5V10% Min. 3/4 4700 Max. 3500 3/4 Min. 3/4 1200 Max. 900 3/4 ns ns Unit
tSP tWR
3/4 3/4
100 5
3/4 3/4
50 5
ns ms
Notes: These parameters are periodically sampled but not 100% tested * The standard mode means VCC=2.2V to 5.5V For relative timing, refer to timing diagrams
Functional Description
* Serial clock (SCL)
The SCL input is used for positive edge clock data into each EEPROM device and negative edge clock data out of each device.
* Serial data (SDA)
* Start condition
A high-to-low transition of SDA with SCL high is a start condition which must precede any other command (refer to Start and Stop Definition Timing diagram).
* Stop condition
The SDA pin is bidirectional for serial data transfer. The pin is open drain driven and may be wired-OR with any number of other open drain or open collector devices.
* A0, A1, A2
A low-to-high transition of SDA with SCL high is a stop condition. After a read sequence, the stop command will place the EEPROM in a standby power mode (refer to Start and Stop Definition Timing Diagram).
* Acknowledge
The HT24LC16 does not use the device address pins which limits the number of devices on a single bus to one. The A0, A1 and A2 pins have no connection.
* Write protect (WP)
The HT24LC16 has a write protect pin that provides hardware data protection. The write protect pin allows normal read/write operations when the connection is grounded. When the write protect pin is connected to VCC, the write protection feature is enabled and operates as shown in the following table. WP Pin Status At VCC At VSS Protect Array Full Array (16K) Normal Read/Write Operations
All addresses and data words are serially transmitted to and from the EEPROM in 8-bit words. The EEPROM sends a zero to acknowledge that it has received each word. This happens during the ninth clock cycle.
D a ta a llo w e d to c h a n g e SDA
SCL S ta rt c o n d itio n A d d re s s o r a c k n o w le d g e v a lid NoACK s ta te
S to p c o n d itio n
Device Addressing Memory Organization Internally organized with 2048 8-bit words, the 16K requires an 11-bit data word address for random word addressing. Device Operations
* Clock and data transition
The 16K EEPROM devices require an 8-bit device address word following a start condition to enable the chip for a read or write operation. The device address word consist of a mandatory one, zero sequence for the first four most significant bits (refer to the diagram showing the Device Address). This is common to all the EEPROM device. The 16K does not use any device address bits but instead the 3 bits are used for memory page addressing. These page addressing bits on the 16K devices should be considered the most significant bits of the data word address which follows. The A0, A1 and A2 pins have no connection. 3 November 25, 2003
Data transfer may be initiated only when the bus is not busy. During data transfer, the data line must remain stable whenever the clock line is high. Changes in data line while the clock line is high will be interpreted as a START or STOP condition.
Rev. 1.30
HT24LC16
The 8th bit device address is the read/write operation select bit. A read operation is initiated if this bit is high and a write operation is initiated if this bit is low. If the comparison of the device address succeed the EEPROM will output a zero at ACK bit. If not, the chip will return to a standby state.
1 0 1 0 A2 A1 A0 R /W
* Acknowledge polling
To maximize bus throughput, one technique is to allow the master to poll for an acknowledge signal after the start condition and the control byte for a write command have been sent. If the device is still busy implementing its write cycle, then no ACK will be returned. The master can send the next read/write command when the ACK signal has finally been received.
S e n d W r ite C o m m a n d
D e v ic e A d d r e s s
Write Operations
* Byte write
S e n d S to p C o n d itio n to In itia te W r ite C y c le S e n d S ta rt S e n d C o n tro l B y te w ith R /W = 0
A write operation requires an 8-bit data word address following the device address word and acknowledgment. Upon receipt of this address, the EEPROM will again respond with a zero and then clock in the first 8-bit data word. After receiving the 8-bit data word, the EEPROM will output a zero and the addressing device, such as a microcontroller, must terminate the write sequence with a stop condition. At this time the EEPROM enters an internally-timed write cycle to the nonvolatile memory. All inputs are disabled during this write cycle and EEPROM will not respond until write is complete (refer to Byte write timing).
* Page write
(A C K = 0 )? Yes N e x t O p e r a tio n
No
Acknowledge Polling Flow
* Write protect
The 16K EEPROM is capable of a 16-byte page write. A page write is initiated in the same way as a byte write, but the microcontroller does not send a stop condition after the first data word is clocked in. Instead, after the EEPROM acknowledges the receipt of the first data word, the microcontroller can transmit up to 15 more data words. The EEPROM will respond with a z e ro a f t e r e a c h d a t a w o r d r e c e i v e d . T h e microcontroller must terminate the page write sequence with a stop condition (refer to Page write timing). The data word address lower four bits are internally incremented following the receipt of each data word. The higher data word address bits are not incremented, retaining the memory page row location.
D e v ic e a d d r e s s SDA S S ta rt A2 A1 A0 R /W ACK
The HT24LC16 has a write-protect function and programming will then be inhibited when the WP pin is connected to VCC. Under this mode, the HT24LC16 is used as a serial ROM.
* Read operations
The HT24LC16 supports three read operations, namely, current address read, random address read and sequential read. During read operation execution, the read/write select bit should be set to 1.
W o rd a d d re s s
DATA P ACK ACK S to p
Byte Write Timing
D e v ic e a d d r e s s SDA S S ta rt ACK ACK ACK W o rd a d d re s s DATA n DATA n+1 DATA n+x P ACK S to p
Page Write Timing
Rev. 1.30
4
November 25, 2003
HT24LC16
* Current address read * Sequential read
The internal data word address counter maintains the last address accessed during the last read or write operation, incremented by one. This address stays valid between operations as long as the chip power is maintained. The address roll over during read from the last byte of the last memory page to the first byte of the first page. The address roll over during write from the last byte of the current page to the first byte of the same page. Once the device address with the read/write select bit set to one is clocked in and acknowledged by the EEPROM, the current address data word is serially clocked out. The microcontroller should respond with a no ACK signal (high) followed by a stop condition (refer to Current read timing).
* Random read
Sequential reads are initiated by either a current address read or a random address read. After the microcontroller receives a data word, it responds with an acknowledgment. As long as the EEPROM receives an acknowledgment, it will continue to increment the data word address and serially clock out sequential data words. When the memory address limit is reached, the data word address will roll over and the sequential read continues. The sequential read operation is terminated when the microcontroller responds with a no ACK signal (high) followed by a stop condition.
A random read requires a dummy byte write sequence to load in the data word address which is then clocked in and acknowledged by the EEPROM. The microcontroller must then generate another start condition. The microcontroller now initiates a current address read by sending a device address with the read/write select bit high. The EEPROM acknowledges the device address and serially clocks out the data word. The microcontroller should respond with a no ACK signal (high) followed by a stop condition (refer to Random read timing).
D e v ic e a d d r e s s SDA S S ta rt A2 A1 A0 ACK
DATA
S to p P NoACK
Current Read Timing
D e v ic e a d d r e s s SDA S S ta rt
A2 A1 A0
W o rd a d d re s s S
D e v ic e a d d r e s s
DATA
S to p P NoACK
ACK
ACK S ta rt
ACK
Random Read Timing
D e v ic e a d d r e s s SDA S
DATA n
DATA n+1
DATA n+x
S to p P NoACK
S ta rt
ACK
ACK
Sequential Read Timing
Rev. 1.30
5
November 25, 2003
HT24LC16
Timing Diagrams
tF SCL tS SDA SDA OUT
U :S T A
tR tL tH
OW D :S T A
tH
IG H
tH
D :D A T
tS
U :D A T
tS tB
U :S T O
tS
P
tA
A
UF
V a lid
V a lid
SCL SDA 8 th b it W o rd n S to p c o n d itio n ACK tW
R
S to p c o n d itio n
Note: The write cycle time tWR is the time from a valid stop condition of a write sequence to the end of the valid start condition of sequential command.
Rev. 1.30
6
November 25, 2003
HT24LC16
Package Information
8-pin DIP (300mil) Outline Dimensions
A B 1 8 5 4
H C D E F G
=
I
Symbol A B C D E F G H I a
Dimensions in mil Min. 355 240 125 125 16 50 3/4 295 335 0 Nom. 3/4 3/4 3/4 3/4 3/4 3/4 100 3/4 3/4 3/4 Max. 375 260 135 145 20 70 3/4 315 375 15
Rev. 1.30
7
November 25, 2003
HT24LC16
8-pin SOP (150mil) Outline Dimensions
A 1
8
5 B 4
C
C' G D E F
H
=
Symbol A B C C D E F G H a
Dimensions in mil Min. 228 149 14 189 53 3/4 4 22 4 0 Nom. 3/4 3/4 3/4 3/4 3/4 50 3/4 3/4 3/4 3/4 Max. 244 157 20 197 69 3/4 10 28 12 10
Rev. 1.30
8
November 25, 2003
HT24LC16
Product Tape and Reel Specifications
Reel Dimensions
T2 D
A
B
C
T1
SOP 8N Symbol A B C D T1 T2 Description Reel Outer Diameter Reel Inner Diameter Spindle Hole Diameter Key Slit Width Space Between Flange Reel Thickness Dimensions in mm 3301.0 621.5 13.0+0.5 -0.2 2.00.15 12.8+0.3 -0.2 18.20.2
Rev. 1.30
9
November 25, 2003
HT24LC16
Carrier Tape Dimensions
D
E F
P0
P1
t
W C
B0
D1
P
K0 A0
SOP 8N Symbol W P E F D D1 P0 P1 A0 B0 K0 t C Description Carrier Tape Width Cavity Pitch Perforation Position Cavity to Perforation (Width Direction) Perforation Diameter Cavity Hole Diameter Perforation Pitch Cavity to Perforation (Length Direction) Cavity Length Cavity Width Cavity Depth Carrier Tape Thickness Cover Tape Width Dimensions in mm 12.0+0.3 -0.1 8.00.1 1.750.1 5.50.1 1.550.1 1.5+0.25 4.00.1 2.00.1 6.40.1 5.200.1 2.10.1 0.30.05 9.3
Rev. 1.30
10
November 25, 2003
HT24LC16
Holtek Semiconductor Inc. (Headquarters) No.3, Creation Rd. II, Science Park, Hsinchu, Taiwan Tel: 886-3-563-1999 Fax: 886-3-563-1189 http://www.holtek.com.tw Holtek Semiconductor Inc. (Taipei Sales Office) 4F-2, No. 3-2, YuanQu St., Nankang Software Park, Taipei 115, Taiwan Tel: 886-2-2655-7070 Fax: 886-2-2655-7373 Fax: 886-2-2655-7383 (International sales hotline) Holtek Semiconductor Inc. (Shanghai Sales Office) 7th Floor, Building 2, No.889, Yi Shan Rd., Shanghai, China 200233 Tel: 021-6485-5560 Fax: 021-6485-0313 http://www.holtek.com.cn Holtek Semiconductor Inc. (Shenzhen Sales Office) 43F, SEG Plaza, Shen Nan Zhong Road, Shenzhen, China 518031 Tel: 0755-8346-5589 Fax: 0755-8346-5590 ISDN: 0755-8346-5591 Holtek Semiconductor Inc. (Beijing Sales Office) Suite 1721, Jinyu Tower, A129 West Xuan Wu Men Street, Xicheng District, Beijing, China 100031 Tel: 010-6641-0030, 6641-7751, 6641-7752 Fax: 010-6641-0125 Holmate Semiconductor, Inc. (North America Sales Office) 46712 Fremont Blvd., Fremont, CA 94538 Tel: 510-252-9880 Fax: 510-252-9885 http://www.holmate.com Copyright O 2003 by HOLTEK SEMICONDUCTOR INC. The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holteks products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.tw.
Rev. 1.30
11
November 25, 2003

▲Up To Search▲

Price & Availability of HT24LC16

	To Download HT24LC16 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .